

# commodore mos technology NMOS

950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TWX: 510/660-4168

# 6560/6561 VIDEO INTERFACE CHIP


### **GENERAL DESCRIPTION**

The 6560 Video Interface Chip (VIC) is designed for color video graphics applications such as low cost CRT terminals, biomedical monitors, control system displays and arcade or home video games. It provides all of the circuitry necessary for generating color programmable character graphics with high screen resolution. VIC also incorporates sound effects and A/D converters for use in a video game environment.

### **FEATURES**

- Fully expandable system with a 16K byte address space
- System uses industry standard 8 bit wide ROMS and 4 bit wide RAMS
- Mask programmable sync. generation, NTSC-6560, PAL-6561
- On-chip color generation (16 colors)
- Up to 600 independently programmable and movable background locations on a standard TV
- Screen centering capability
- Screen grid size up to 192 Horizontal by 200 Vertical dots
- Two selectable graphic character sizes
- On-chip sound system including:
  - a) Three independent, programmable tone generators
  - b) White noise generator
  - c) Amplitude modulator
- Two on-chip 8 bit A/D converters
- On-chip DMA and address generation
- No CPU wait states or screen hash during screen refresh
- Interlaced/Non-Interlaced switch
- 16 addressable control registers
- Light gun/pen for target games
- 2 modes of color operation

# PIN CONFIGURATION 6560




### THEORY OF OPERATION

In order to produce programmable color characters, VIC accesses external memory which can be divided into three areas: character pointers, display characters and color pointers. The character pointer area is a block of bytes in RAM (typically 506 bytes called the Video Matrix) in which each byte points to a particular character to be displayed. The character area consists of a set of 8 or 16 byte blocks (usually called cells) which contain the actual dot patterns to be displayed. These character cells can be located in either RAM or ROM depending on how the objects are to be displayed or moved on the screen. The color pointer area is a block of nybbles in RAM (typically 506-4 bit nybbles called the Color Matrix). The 4 bit color pointers are used to define the color of any character which is to be displayed and to select one of the two color modes.

It is the task of an external microprocessor to organize the Video Matrix, Color Matrix and Character Cells into the proper format to display the data desired on-screen.

To understand the operation of VIC more completely, consider the diagram shown in Figure 1. This is a typical Video Matrix, in which 22 characters horizontally by 23 characters vertically are to be displayed, yielding a total of 506 character display locations, with a screen resolution of 176 horizontal by 184 vertical dots. Each one of these character display locations has a corresponding character pointer, or index, which specifies (points at) a character to be displayed in that particular location. In the example shown, rectangle (B,15) has a character index of 2B. This means character number 2B is to be displayed in that rectangle. VIC will fetch the character index value 2B and perform an address computation to locate the desired character to be displayed. The computation is quite simple. If 8 x 8 character cells are selected, the index is left shifted 3 times (multiply by 8) and the starting address of the character cells, found in VIC Control Register CR<sub>5</sub>, is added to the left shifted value. In this case, the character cell starting address is 3400 (in HEX) which is added to the left shifted value of the character index to yield the actual character location in memory of 3558 (in HEX). Note here that the actual character displayed is an eight dot by eight dot matrix which can be stored in either ROM or RAM. Also, the number of times that any particular character can be displayed is unlimited. By using the same character index (2B for example) elsewhere on the grid, the character data will be displayed again. Alternately, through the use of a simple software driver, VIC can be used as a bit-mapped display system provided enough RAM is available (approximately 4K bytes of cell RAM).



# 1000 ORIGIN

	<u>~</u>	7	6	5	4	3	2	1	0	(bit number)
CRO	1000	I	S <sub>X</sub>	S <sub>X</sub> <sup>5</sup>	S <sub>X</sub> <sup>4</sup>	S <sub>X</sub> <sup>3</sup>	S <sub>X</sub> <sup>2</sup>	SX	s <sub>x</sub>	SCREEN ORIGIN X-COORDINATE
CRI	1001	S <sub>Y</sub>	S <sub>Y</sub> <sup>6</sup>	S <sub>Y</sub> <sup>5</sup>	S <sub>Y</sub>	S <sub>Y</sub> <sup>3</sup>	S <sub>Y</sub> <sup>2</sup>	SY	SŶ	SCREEN ORIGIN Y-COORDINATE
CR2	1002	B <sub>V</sub>	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M 3	M <sub>2</sub>	M,	Mo	NO. OF VIDEO MATRIX COLUMNS
CR3	1003	Ro	N <sub>5</sub>	N <sub>4</sub>	N₃	N <sub>2</sub>	Nı	No	D	NO. OF VIDEO MATRIX ROWS
CR4	1004	R <sub>8</sub>	R <sub>7</sub>	R <sub>6</sub>	R <sub>5</sub>	R <sub>4</sub>	R <sub>3</sub>	R <sub>2</sub>	R,	RASTER VALUE
CR <sub>5</sub>	1005	B <sub>V</sub> <sup>13</sup>	B 12	ВЧ	BVO	B <sub>C</sub> <sup>13</sup>	B <sub>c</sub> <sup>12</sup>	Bc	Bc10	BASE ADDRESS CONTROL
CR <sub>6</sub>	1006	7 L H	L <sub>H</sub>	L H	L 4 L H	, 3 L <sub>H</sub>	L <sub>H</sub> <sup>2</sup>	LН	LH	LIGHT PEN HORIZONTAL
CR7	1007	L 7	L <sub>V</sub>	L 5 L V	L <sub>V</sub>	L <sub>V</sub> <sup>3</sup>	L <sub>V</sub> <sup>2</sup>	Lv	Lv	LIGHT PEN VERTICAL
CR <sub>8</sub>	1008	P <sub>X</sub>	P <sub>X</sub> <sup>6</sup>	P <sub>X</sub> <sup>5</sup>	P <sub>X</sub> <sup>4</sup>	P X	P <sub>X</sub> <sup>2</sup>	Px	Px <sup>o</sup>	POT X
CR 9	1009	P <sub>Y</sub> 7	P <sub>Y</sub> <sup>6</sup>	P <sub>Y</sub> <sup>5</sup>	P <sub>Y</sub> <sup>4</sup>	P <sub>Y</sub> <sup>3</sup>	P <sub>Y</sub> <sup>2</sup>	PΥ	PY	POT Y
CRA	100A	Sı	F <sub>I</sub>	F <sub>1</sub> <sup>5</sup>	F <sub>I</sub> <sup>4</sup>	F <sub>I</sub> <sup>3</sup>	F <sub>1</sub> <sup>2</sup>	Fı	F, <sup>0</sup>	F <sub>IN</sub> (1)
CRB	100B	S <sub>2</sub>	F <sub>2</sub> <sup>6</sup>	F <sub>2</sub> <sup>5</sup>	F <sub>2</sub> <sup>4</sup>	F <sub>2</sub> <sup>3</sup>	F <sub>2</sub> <sup>2</sup>	F <sub>2</sub>	F <sub>2</sub> <sup>o</sup>	F <sub>IN</sub> (2)
CRC	100C	S <sub>3</sub>	F <sub>3</sub> <sup>6</sup>	F <sub>3</sub> <sup>5</sup>	F <sub>3</sub> <sup>4</sup>	F <sub>3</sub> <sup>3</sup>	F <sub>3</sub> <sup>2</sup>	F-3	F <sub>3</sub> <sup>0</sup>	F <sub>IN</sub> (3)
CRD	IOOD	S <sub>4</sub>	F <sub>4</sub> <sup>6</sup>	F <sub>4</sub> <sup>5</sup>	F <sub>4</sub> <sup>4</sup>	F <sub>4</sub> <sup>3</sup>	F <sub>4</sub> <sup>2</sup>	F <sub>4</sub> !	F <sub>4</sub> <sup>o</sup>	F <sub>IN</sub> (4)
CRE	100E	C <sub>A</sub> <sup>3</sup>	C <sub>A</sub> 2	CAI	CAO	Α3	A <sub>2</sub>	А	Ao	AMPLITUDE
CRF	100F	C <sub>B</sub> <sup>3</sup>	C B	C <sub>B</sub>	C B	R	C <sub>E</sub> <sup>2</sup>	C E	CEO	COLOR

N.U. = NOT USED

### REGISTER DESCRIPTION

There are sixteen eight-bit control registers within the 6560 which enable the microprocessor to control all the operating modes of VIC. The control registers and their functions are tabulated and explained below.

# **EXPLANATION OF CONTROL REGISTER FUNCTIONS**

- CR<sub>0</sub>: Bits 0-6 determine how far from the left-hand side of the T.V. screen the first column of characters will appear. It is used to Horizontally center various sizes of video matrices on-screen. Bit 7 selects interlaced scan mode (l = 1).
- CR<sub>1</sub>: Determines how far from the top of the T.V. screen the first row of characters will appear. It is similarly used to vertically center various sizes of video matrices on screen.
- CR<sub>2</sub>: Bits 0-6 set the number of columns in the Video Matrix. Bit 7 is part of the Video Matrix address found in CR<sub>5</sub>.
- CR<sub>3</sub>: Bits 1-6 set the number of rows in the Video Matrix. Bit 0 is used to select either  $8 \times 8$  character matrices (D = 0) or  $16 \times 8$  character matrices (D = 1). Bit 7 is part of the RASTER value found in CR<sub>4</sub>.
- CR<sub>4</sub>: Contains the number of the line currently being scanned by the T.V. raster beam.
- CR<sub>5</sub>: Bits 0-3 determine the starting address of the character cell space. (Note that these bits form bits A13 through A10 of the actual address.) Bits 4-7 (along with Bit 7 of CR<sub>2</sub>) determine the starting address of the Video Matrix (these bits form bits A13 through A9 of the actual address).
- CR<sub>6</sub>: Contains the latched horizontal position of the light gun/pen.
- CR<sub>7</sub>: Contains the latched vertical position of the light gun/pen.
- CR<sub>8</sub>: Contains the digitized value of POTX.
- CR<sub>9</sub>: Contains the digitized value of POTY.
- $CR_A$ : Bits 0-6 set the frequency of the first audio oscillator. Bit 7 turns the oscillator on (=1) or off (=0).
- CR<sub>B</sub>: Same as CR<sub>A</sub> for second audio oscillator.
- CR<sub>C</sub>: Same as CR<sub>A</sub> for third audio oscillator.
- CR<sub>D</sub>: Same as CR<sub>A</sub>, but sets frequency of noise source.
- CR<sub>E</sub>: Bits 0-3 set the volume of the composite audio signal (Note that at least one sound generator must be turned on for any sound to be produced). Bits 4-7 contain the Auxiliary color code used in conjunction with the "Multicolor" mode of operation.
- CR<sub>F</sub>: Bits 4-7 select 1 of 16 colors for the background common to all characters. (Essentially, they set the color of the background area within the Video Matrix.) Bits 0-2 select 1 of 8 colors for the exterior border area of the screen (all area outside the Video Matrix). Bit 3 determines whether the Video Matrix will be displayed as different colored characters on a common background color (R = 1) or inverted (R = 0), that is, all characters will be the same color (the background color in CR<sub>F</sub>) while each character's background will now be a different color, determined by the code in the Color RAM. Note that the R bit has no effect when Multicolor mode is selected and that CR<sub>F</sub> also functions differently in this mode. Refer to the section called "Operating Modes" for complete information.

### **COLOR OPERATING MODES**

VIC incorporates two modes of color operation. HI-RES (high resolution) mode and Multicolor mode. Basically, the operating mode affects how the Character Cell information will be translated into dots on the TV screen. The operating mode is determined by the MSB of the color pointer associated with each character location in the Video Matrix. If the MSB of a character's color pointer is zero, then that character will be displayed in HI-RES mode. Alternately, if the MSB is one, the character will be displayed in Multicolor mode.

With HI-RES mode selected, there is a one-to-one correspondence between Character Cell bits and the dots displayed on-screen. That is, all one bits of a character will be displayed in one color, and all zero bits in another color. The foreground color of the character is specified by the remaining 3 bits of the character's color pointer, while the character's background color is specified by Register F (CR<sub>F</sub>).

With Multicolor mode selected, each TWO bits of a character cell correspond to ONE dot on-screen and the color of that dot is determined by the two-bit code. Unlike HI-RES mode, in which only two colors can be displayed in a single character, Multicolor mode allows four colors per character; however, since two bits of cell data now correspond to a single dot on-screen, the horizontal resolution is half that of the HI-RES mode. That is, each 8x8 Character Cell in memory maps onto an 8x4 character on-screen (8 lines of 4 dots each). Note that the amount of memory required for these 8x4 Multicolor characters is the same as that for 8x8 HI-RES characters, the data is simply mapped differently on-screen.

In Multicolor mode, the two bits which make up a dot select one of four colors for that dot. The four codes created by these two bits tell VIC where to find the color information for the dot. The color of the dot can be either the Background color (in CR<sub>F</sub>), the Exterior Border color in (CR<sub>F</sub>), the Auxiliary color (in CR<sub>E</sub>) or the Foreground color (bits 0 thru 2 of the character's color pointer).

The Multicolor mode color select codes are:

00—Background color (CR<sub>F</sub>) 01—Exterior Border color (CR<sub>F</sub>) 10—Foreground color (Color RAM) 11—Auxiliary color (CR<sub>F</sub>)

Note that the two-bit code is NOT itself a color code, rather it is a pointer to four different color codes, allowing greater color flexibility, as each code pointed to has either 3 or 4-bit resolution.

### EXAMPLE:

Given:


CR<sub>F</sub> = 1F Character Background color is WHITE (1), Exterior Border color is YELLOW (7), Invert is not selected (R = 1).

 $CR_E = 6X$  Auxiliary color is BLUE (6).


and a character definition of:

	bit	
	76543210	HEX
byte	0 00011011	1B
	1 00011011	1B
	2 00011011	1B
	3 00011011	1B
	4 00011011	1B
	5 00011011	1B
	6 00011011	1B
	7 00011011	1B

If the color pointer nybble for that character is 0 (0000), then the Foreground color is BLACK (0) and HI-RES mode is selected (MSB = 0). The character will then appear on-screen as:



If the color pointer nybble for that character is 8 (1000), then the Foreground color is BLACK (0) and Multicolor mode is selected (MSB = 1). The character will then appear on-screen as:



(Note that this is given solely as an example and due to color transition limitations of most TV sets, closely spaced dots of different colors will not appear sharply defined on-screen.)

Since the mode of display for a character is selected by the character's color pointer and each character location on-screen has a unique color pointer, it is possible to freely intermix HI-RES and Multicolor characters. This provides great display flexibility, allowing HI-RES characters for alphanumerics, etc. and Multicolor characters for a wider array of colors available simultaneously.

# **EXAMPLE OF VIC CONTROL REGISTER USE:**

For simplicity, assume all characters are in the HI-RES mode and the VIC Registers are loaded with the following values:

REG	CONTENTS (HEX)	BINARY	RESULTS
CR <sub>0</sub>	03	0/000 0011	Moves Video Matrix over $3(x4)$ dot widths from the left side of the screen. Interlace is not selected $(1=0)$ .
CR <sub>1</sub>	19	0001 1001	Moves Video Matrix down HEX 19 (x2) dot heights from top of screen.
CR <sub>2</sub>	96	1/001 0110	Sets HEX 16 (= 22 base 10) columns in Video Matrix. (Bit 7 is used with $CR_{5}$ .)
CR₃	<b>2E</b>	X/010 111/0	Sets 010111 (= 23 base 10) rows in Video Matrix. 8 x 8 character matrices are selected (D = 0).

### **EXAMPLE OF VIC CONTROL REGISTER USE: (Continued)**

REG	CONTENTS (HEX)	BINARY	RESULTS
CR <sub>5</sub>	it is desired to locate the Video	Matrix starting at	tions of the specific system. Suppose address HEX 0200, and the character to accomplish this, CR <sub>5</sub> is set:
CR <sub>5</sub>	0D	0000 1101	and bit 7 of CR <sub>2</sub> is set to 1.
	This would create a 14-bit address of the form:  CR <sub>5</sub> BITS CR <sub>2</sub> BIT  76 547  00 001X XXXX XXXX  0 2 0 0  for the Video Matrix.  It would also create a 14-bit address of the form  CR <sub>5</sub> BITS  32 10  11 01XX XXXX XXXX  3 4 0 0  for the character matrices.	1:	
CRA	00	0/000 0000	Oscillator 1 is OFF.
CRB	9A	1/001 1010	Oscillator 2 is ON, with a relative frequency of 1A.
$CR_C$	00	0/000 0000	Oscillator 3 is OFF.
CRD	<b>A5</b>	1/010 0101	Noise generator is ON with a relative frequency of 25.
CRE	XF	XXXX 1111	Sound effects are set for loudest volume.
CR <sub>F</sub>	OE	0000/1/110	The background color common to all characters is black (0), the border color is dark blue (6) and each character is displayed in its own color on the black background (R = 1).

These register values will produce a screen with a properly centered Video Matrix of 23x22 characters, each character appearing in color on a black background, with a dark blue border surrounding the Video Matrix area. Additionally, the sound effects generator will be producing a pitched oscillation, along with white noise.

All of these registers can be modified to produce different effects. For example:

If the number in CR<sub>0</sub> is increased, the Video Matrix region will shift farther to the right.

If the number in CR<sub>-</sub> is reduced (leaving bit 7 a one) the frequency of oscillator 2 will go

If the number in CR<sub>B</sub> is reduced (leaving bit 7 a one) the frequency of oscillator 2 will go down.

If CR<sub>F</sub> is changed to 06 (turning R OFF), the border will remain dark blue, but now the Video Matrix will appear as black characters on different colored backgrounds.

In order for VIC to produce a picture on-screen, the number of rows and columns and appropriate centering values must be loaded into the proper registers.

# 6560 BLOCK DIAGRAM

# 6560 PIN SIGNAL DESCRIPTION

### Address Bus—Pins 21 thru 34

The 14 bit address bus ( $A_0$  thru  $A_{13}$ ) is bidirectional. During  $P\varnothing_2=1$ , the address pins are in the input mode. In this mode the microprocessor can access any of the sixteen VIC Control Registers. The high order pins of the Address Bus ( $A_8$  thru  $A_{13}$ ) act as Chip Select pins in this input mode. A true chip select condition occurs when  $A_{13}=A_{11}=A_{10}=A_9=A_8=0$  and  $A_{12}=1$ , which equates to a VIC chip select address of 1000 in HEX. The lower order 4 bits of the address bus ( $A_0$  thru  $A_3$ ) are used as the control register select portion of the input address.

During  $P\varnothing_1 = 1$ , the VIC address pins will be in the output mode if data (either Character Pointer or Character Cell) is to be fetched. In this mode, VIC will put out the address of the memory location to be fetched. The address from VIC will be valid 50ns after the rising edge of  $P\varnothing_1$  and remain valid until the rising edge of  $P\varnothing_2$ .

### Read/Write—Pin 4

This signal is an input only on the 6560 and controls the flow of data between VIC and the microprocessor. When the R/W signal is low and the VIC chip select conditions have been satisfied, the microprocessor can write data into the selected VIC Control Register. If the R/W signal is high and the chip select conditions have been met, the microprocessor can read data from the selected VIC Control Register.

It is important to note that all VIC/microprocessor data transfers can only occur when  $P\varnothing_2=1$ . During  $P\varnothing_1$ , the VIC will be fetching data from memory for display and the R/W signal must be held high to insure that VIC will not write into any memory location.

### Data Bus—Pins 5 thru 16

The 12 bit data bus of the 6560,  $DB_0$  thru  $DB_{11}$ , is divided into two sections. The lower order eight bits,  $DB_0$  thru  $DB_7$ , are used both to interface to the microprocessor and fetch data needed for display, while the higher order 4 bits are used exclusively for retrieving color and mode information. The operation of the lower order eight bits ( $DB_0$  thru  $DB_7$ ) can also be separated into two categories: microprocessor interface and video data interface. During  $P\varnothing_2=1$ ,  $DB_7$  thru  $DB_0$  are used exclusively for data transmission between the microprocessor and VIC. During  $P\varnothing_1=1$ ,  $DB_7$  thru  $DB_0$  are used for fetching display data.

### **CLOCKS**

# 1) Master Oscillator Clock Inputs— $\varnothing_1$ and $\varnothing_2$ , Pins 39 and 38

The 6560 requires a 14.31818 MHz (NTSC), TWO Phase Clock. The clock signals must be five (5) volts and non-overlapping. The 6561 requires a 4.436187 MHz clock for PAL standard.

# 2) System Clocks— $P\varnothing_1$ and $P\varnothing_2$ , Pins 35 and 36

These clocks are the master timing generator for the VIC System. They are five volt, non-overlapping 1.02 MHz clocks capable of driving the capacitance of the 6512 microprocessor.

# 3) Memory Clock—Ø<sub>M</sub> (Option), Pin 37

This is a single phase 2.04 MHz clock used when memories in the VIC System require a strobe after the address bus is valid.

# • Analog to Digital Converters—POTX and POTY, Pins 17 and 18

These input pins are used to convert potentiometer position into a microprocessor readable 8 bit HEX number. This is accomplished by a simple RC time constant integration technique. The potentiometer is used to charge an external capacitor tied to the pot pin. Refer to application note No.1 (insert).

# • Composite Sound—Pin 19

This pin provides the output of the sound synthesizer portion of the 6560 shown in the VIC Block Diagram. It is a high impedance output (approximately  $1K\Omega$ ) and must be buffered and amplified externally to drive a speaker.

# • Composite Sync and Luminance—Pin 3

This pin is an open drain output which provides all the necessary video synchronization and luminance information required by a standard television. Refer to application note No. 1 (insert).

# • Composite Color—Pin 2

This signal provides the necessary color information required by a standard television to receive a full color picture. The composite color pin is a high impedance output buffer which provides the reference burst signal plus the color encoded phase and amplitude information at the proper 3.579545 MHz frequency. Refer to application note No. 1 (insert).

### • Reset—(Option), Pin 37

This input signal is used to synchronize the horizontal and vertical sync counter to an external signal.

## • Bus Available—(Option), Pin 37

This output signal indicates the state of VIC with respect to the video memory fetch. The pin will go low 2  $\mu$ sec. before VIC performs any memory access and will remain low until the entire screen has been refreshed.

# • Light Gun/Pen—(Option), Pin 37

This input signal causes the current dot position being scanned onto the screen to be latched into control registers 6 and 7, upon a negative going edge. This pin would be used in conjunction with a photo detector for use in a "target shoot" type game or for light pen applications. Refer to application note No. 1 (insert).

### NOTE 1

### **OPTION ALTERNATIVES**

- 1) Ø<sub>M</sub>—2.0 MHz Clock for Clocked Memories/6560-001
- 2) RESET—Reset Horizontal and Vertical counters to Vertical Sync./6560-201
- 3) LIGHT PEN—Negative edge triggered latch of raster position/6560-101
- 4) BUS AVAILABLE—Pin is low when VIC is displaying data/6560-301

### NOTE 2

AVAILABLE AUXII	LIARY/BACKGROUND COLORS	AVAILABLE BORDER/ CHARACTER COLORS
0 BLACK	8 ORANGE	0 BLACK
1 WHITE	9 LIGHT ORANGE	1 WHITE
2 RED	A PINK	2 RED
3 CYAN	B LIGHT CYAN	3 CYAN
4 MAGENTA	C LIGHT MAGENTA	4 MAGENTA
5 GREEN	D LIGHT GREEN	5 GREEN
6 BLUE	E LIGHT BLUE	6 BLUE
7 YELLOW	F LIGHT YELLOW	7 YELLOW

# 6560 ELECTRICAL SPECIFICATION

### **ABSOLUTE MAXIMUM RATINGS**

### Ambient Temperature under Bias – 10° to 80°C Storage Temperature – 65°C to 150°C Voltage on any Pin\* -0.5v to +7v permanent damage to the device. This Power Dissipation 1.0W \*With respect to Ground

### COMMENT


Stresses above those listed under "Absolute Maximum Ratings" may cause is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**D.C. CHARACTERISTICS**  $T_A = 0$ °C to +50°C,  $V_{DD} = 5v \pm 5\%$  (unless otherwise specified)


CHARACTERISTIC	MIN.	MAX.	TYP.	UNITS
Read/Write, Reset (Option),				
Address and Data-Input State  V <sub>IL</sub> V <sub>IH</sub> Input Capacitance Input Leakage  (all outputs in high impedance state)	- 0.2 2.4 	0.4 5.6 8.0 10.0	— 5.0 1.0	Volts Volts pF μΑ
Address and Data-Output State $V_{OL}$ $V_{OH}$ $I_{OL}$ —Sink current $V_{OL} = 0.4$ $I_{OH}$ —Source current $V_{OH} = 2.4$ Impedance in Three State Condition	— 2.4 2.4 200 1x10 <sup>6</sup>	0.4		Volts Volts mA µA Ohms
Clock Input (Ø <sub>1</sub> and Ø <sub>2</sub> Input) Frequency Capacitance V <sub>IL</sub> V <sub>IH</sub> Clock Outpute (DØ DØ)	 0.2 4.5	— 10.0 0.3 —	14.31818 — — 5.0	MHz pF Volts Volts
Clock Outputs ( $P\varnothing_1$ , $P\varnothing_2$ ) $V_{OL}$ $I_{OL} @ 0.3 \text{ Volts } V_{OL}$ $V_{OH}$ $I_{OH} @ 4.7 \text{ Volts } V_{OH}$ $Loading$ Frequency	1.6 V <sub>DD</sub> 2 200 	0.3v — — 120.0		Volts mA Volts μA pF MHz

# 6560 ELECTRICAL SPECIFICATIONS (Continued)


CHARACTERISTIC	MIN.	MAX.	TYP.	UNITS
Composite Sound				
Output Impedance	· —	2000	1000	Ω
Max. Current (Sink or Source)		500	<del></del> ,	μΑ
Output Offset Voltage	2.2	2.8	2.5	Volts
V <sub>OH</sub> (Max. Amplitude)	3.2		3.5	Volts
V <sub>OL</sub> (Max. Amplitude)		1.8	1.5	Volts
V <sub>OH</sub> (Min. Amplitude)	2.55		2.6	Volts
V <sub>OL</sub> (Min. Amplitude)		2.45	2.4	Volts
Pot Inputs				
V <sub>TRIGGER</sub> (Rising Edge) Pot Reset	2.2	2.8	2.5	Volts
V <sub>OL</sub>		0.2		Volts
$I_{OL} @ V_{OL} = 0.2$	500	<del></del>	<u></u>	$\mu$ A
Light Pen Input (Option)		hetiner .		
V <sub>TRIGGER</sub> (Falling Edge)	2.8	2.2	2.5	Volts
Ø <sub>M</sub> (Option)				
V <sub>OL</sub>		0.4		Volts
I <sub>OL</sub> @ 0.3 Volts V <sub>OL</sub>	1.6	10 <u></u>	_	mA
V <sub>OH</sub>	$V_{DD}$ 7		· · · · · · · · · · · · · · · · · · ·	Volts
I <sub>OH</sub> @ 4.7 Volts V <sub>OH</sub>	100	_		μΑ
Loading	<del></del> -	60		pF
Frequency	<del></del>		2.04	MHz
Bus Available (Option)				
V <sub>OL</sub>		0.3		Volts
	1.6		<u> </u>	mA
V <sub>OH</sub>	2.4			Volts
I <sub>OH</sub>	100			μΑ
$V_{DD}$	4.75	5.25	5.00	Volts
I <sub>DD</sub>		150	120	mA




VIC INPUT CLOCKS



VIC OUTPUT CLOCKS



MICROPROCESSOR READ/WRITE TIMING TO VIC



# VIC READ TIMING FROM MEMORY

# VIC SYSTEM TIMING

### VIC INPUT CLOCK TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Clock Cycle Time	T <sub>CYC1</sub>	69.82		69.84	ns
Clock High	T <sub>PWH1</sub>	20		<del></del>	ns
Clock Low	T <sub>PWL1</sub>	20	<del></del>		ns
Rise and Fall Time	$T_{R}, T_{F}$			10	ns

### VIC OUTPUT CLOCK TIMING

Two MHz Clock Cycle Time	T <sub>CYC2</sub>	480		500	ns
Ø <sub>M</sub> Clock Output Low	T <sub>OL2</sub>	200		260	ns
Ø <sub>M</sub> Clock Output High	T <sub>OH2</sub>	180		250	ns
1MHz μProcessor Clocks Cycle Time	T <sub>CYC3</sub>	960		990	ns
PØ <sub>1</sub> , PØ <sub>2</sub> Clocks Low	T <sub>OL3</sub>	380		500	ns
PØ <sub>1</sub> , PØ <sub>2</sub> Clocks High	T <sub>OH3</sub>	380	-	500	ns
Delay Time Between Clocks At .4v	T <sub>CD</sub>	5		20	ns
Rise Time, Max. C <sub>1</sub>	TR	<del></del>		80	ns
Fall Time, Max. C	T <sub>F</sub>		<del></del>	40	ns

### MICROPROCESSOR READ/WRITE TIMING TO VIC

	923326_91 2			
T <sub>AS</sub>	375		<del></del>	ns
T	5		L	ns
Established Control of	375	·		ns
- <del></del>	275			ns
-T-	200		I <del></del>	ns
7	350	<del></del>		ns
T <sub>DH</sub>	30		<u></u>	ns
	T <sub>AS</sub> T <sub>AH</sub> T <sub>RS</sub> T <sub>WS</sub> T <sub>DS</sub> T <sub>ACC</sub> T <sub>DH</sub>	T <sub>AB</sub> T <sub>AH</sub> T <sub>RS</sub> T <sub>RS</sub> T <sub>WS</sub> T <sub>DS</sub> T <sub>ACC</sub> T	T <sub>AH</sub> T <sub>RS</sub> T <sub>RS</sub> T <sub>WS</sub> T <sub>DS</sub> T <sub>ACC</sub>	TAH     5     —     —       TRS     375     —     —       TWS     275     —     —       TDS     200     —     —       TACC     350     —     —

### **VIC READ TIMING FROM MEMORY**

Time To Valid Address From PØ <sub>1</sub>	T <sub>VA</sub>	<del></del>		70	ns
Address Hold Time	TAH	10	_	40	ns
Data Set Up Time	T <sub>DSU</sub>	60			ns
Data Hold Time	D <sub>H</sub>	20	<del></del>		ns

# COMPOSITE SYNC, COLOR AND LUMINANCE TIMING

Blanking Period (No Video)	BLANKING	10.0	11.0	12.0	μS
Breeze Way	$B_S$	.3	.5	.7	μS
Color Burst Reference Signal	BURST	4.0	5.0	6.0	μS

Note 1: The color burst signal is the 3.579545 MHz color phase reference from which all other color information is measured.


For Example: Full intensity blue is a  $3.579545\,\mathrm{MHz}$  signal which has a relative delay of 135ns from burst if the burst signal was available throughout the entire  $\mathrm{H_L}$  period.

### COMPOSITE SYNC OUTPUT TIMING


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Horizontal Sync Pulse	H <sub>S</sub>	4.0	5.0	6.0	μS
Horizontal Line Period	HĽ	63.0	63.5	64.0	μS
One Half Horizontal Line Period	H <sub>L/2</sub>	30.0	31.5	32.5	μS
Equalization Pulse	E	2.0	2.5	3.0	μS
Equalization Time Period	EL	188.0	190.5	192.0	μS
Vertical Sync Period	Vs	188.0	190.5	192.0	μS
Vertical Sync to Vertical Sync					
Time Period	$V_{S}$ to $V_{S}$	<u></u>	16.66		ms

# Notes:

- a) The number of H<sub>L</sub> periods between V<sub>S</sub> periods is 262.5 in the interlace mode.
- b) The number of  $H_L$  periods between  $V_S$  periods in the non-interlace mode is 262 per frame.
- c) NTSC only.



# COMPOSITE SYNC, COLOR AND LUMINANCE



### MINIMUM SYSTEM DESCRIPTION

A minimum VIC System would consist of a microprocessor, VIC, ROM, RAM and I/O. The basic system includes one  $\mu$ P (6512), one Video Interface Chip (VIC/6560), one PIA (6520), two 1K x 4 static RAMS, two 256 x 4 static RAMS, and one or more program/graphics ROMS (2K x 8 or 4K x 8).

The tasks involved in a complete game are divided between the  $\mu P$  and VIC. The  $\mu P$  controls the game logic and VIC controls the video display as well as the sound generation.

### **SYSTEM COMPONENTS:**

### • 6512 Microprocessor

The 6512 is a member of the 6500 microprocessor family, which has gained wide acceptance in the video game industry. The 6512 architecture and addressing capability are well suited to graphic data manipulation. Details concerning the 6512 may be found in the 6500 Hardware Manual. Alternately, a 6502 processor can be used by feeding VIC  $P\varnothing_2$  OUT into the 6502  $\varnothing_0$  IN; however, tri-state buffers must then be added to the data bus as well as the address bus.

### 6560 Video Interface Chip

The 6560 is a video display device which reads data that has been formatted by the  $\mu P$  and supplies the appropriate color graphic signals to the RF modulator. To accomplish this, the 6560 does a transparent D.M.A. of the  $\mu P$ 's memory space accessing ROM and/or RAM.

## 6520 Peripheral Interface Adapter

This chip is used for keyboard scanning and joystick multiplexing.


### • Resident RAM = 2 (2114) and 2 (2111)

These RAM chips are used as working storage by the  $\mu P$  and for holding the screen organization and color matrices. They may be modified by the  $\mu P$  at any time. Note that in order to achieve a full bit-map display, a minimum of 4K bytes of character RAM are necessary.

### • Program/Graphics ROM(s)

These chips normally contain the game logic and/or coded graphic data. There is no need for a resident ROM in a minimum system. A cartridge ROM can contain all the relevant information.

# VIC MINIMUM SYSTEM



\*Note: ROM 1 or ROM 2 is optional, since either can be cartridge loaded. ROM 1 is accessed by the processor only. ROM 2 can be accessed by the processor or VIC.